Abstract-A two-terminal active capacitor concept has been proposed recently based on an active power electronic circuit with a voltage control method and self-power scheme. It retains the convenience of use as a passive capacitor with two power terminals only without any additional required connections and has the potential to either increase power density or reduce design cost depending on the applications. Based on the previously proof-of-concept study, this paper addresses the design constraints, impedance modeling, and start-up solutions of two-terminal active capacitors. A design method for functionality, efficiency, lifetime, and cost-constraint applications is applied to size the active components and passive elements. A voltage feedforward control scheme is implemented to improve its dynamic response. Two start-up solutions are proposed to overcome the issues brought by the self-power scheme. A case study of an active capacitor for the dc link of a single-phase full-bridge rectifier is presented to demonstrate the theoretical analyses.
I. INTRODUCTION
T HE applications of power electronics consume unprecedented quantities of capacitors for harmonic filtering, power balancing, and/or short-term energy storage. In a singlephase voltage-source rectifier or inverter system, the capacitive dc link needs to filter low-frequency current components while limiting the voltage variation within a specific range. In a three-phase system, possible unbalances appearing in line voltages and/or loads introduce low-frequency harmonics in the dc link [1] . Therefore, a bulky capacitor bank is required for the capacitive dc links in most single-phase and three-phase applications. Moreover, large capacitor banks are also necessary for the ac filters in MW-level high-power inverter applications [2] . Electrolytic capacitors, film capacitors, and ceramic capacitors have been applied for one or more of those applications by considering their respective electrical characteristics, cost, volumetric efficiency, and reliability performance. Capacitor technology advancements have introduced high-performance products to the market, such as high-density, long-lifetime, low equivalent series resistance (ESR), or high-temperature series. However, capacitors are still one of the highest failure components in power electronic systems, and the design constraints in cost and/or power density compromised with electrical and reliability performance still impose a great challenge even with the state-of-the-art capacitor technologies [3] . Power electronics researchers have explored an alternative path to overcome the challenge by introducing capacitor banks with auxiliary active circuits [4] - [11] , especially for capacitive dc-link applications. The benchmarking of different methods for a single-phase application is presented in [12] in terms of overall component cost in order to fulfill a specific lifetime target. The study identifies that the most cost-effective solutions are based on series-connected auxiliary circuits [8] - [11] . By applying the auxiliary circuit topology in [8] , a voltage control method, and a self-power supply scheme, a two-terminal active capacitor concept has been recently proposed in [11] . Two-terminal active capacitors retain the same convenience of use as passive capacitors with two power terminals only, without any additional required connections of control signals and power supplies. Therefore, the active capacitors could be rated by voltage, ripple current, equivalent capacitance, ESR, equivalent series inductance (ESL), and operational temperature range. Power electronic converters implemented with the active capacitors could achieve either increased power density or reduced design cost for a given reliability specification, as discussed in [11] .
Several practical design issues need to be addressed to carry on the two-terminal active capacitor concept proposed in [11] . First, the design constraints, including the functionality, efficiency, cost, and reliability aspect considerations, are still open questions. Second, the dynamic response of the active capacitors and its associated impedance characteristics with respect to that of passive capacitors need to be demonstrated. Third, special attentions are needed for the startup of the active capacitors due to its self-power schemes and relatively low component ratings. Inspirations from other applications dealing with the above-mentioned three aspects of issues provide a basis for this research. The design constraints of the active capacitive dc links for a high power density single-phase inverter application is well discussed in [10] , which could be applicable for the two-terminal 0885-8993 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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active capacitor design as well. Therefore, the focus of the following discussions is on cost-constraint applications, which is relevant to most industry sectors. The practical challenge for this type of applications is to design the active capacitors to fulfill the functionality, efficiency, and lifetime target with minimum cost. Such component sizing procedure is presented in [13] based on the reliability-oriented design method [14] [15] and power electronic component cost models discussed in [16] - [18] . For dynamic response and impedance characteristic analyses, the large-signal modeling and small-signal modeling are widely applied tools [19] . Voltage feedforward control is one of the solutions to improve dynamic response and voltage stabilization [20] , [21] , which is also worthwhile exploring for the two-terminal active capacitors. Different start-up circuits [22] - [24] or start-up algorithms [25] , [26] are applied in practical designs to limit the inrush current of power electronic converters. Nevertheless, these start-up methods cannot be directly applied for the two-terminal active capacitors due to the following reasons.
1) The active capacitors do not have an internal power source for its gate drivers and controllers during the startup. 2) Its components have relatively low voltage ratings with limited over-voltage capability. This paper aims to propose associated methods to overcome the above-mentioned three aspects of practical design challenges of the two-terminal active capacitors for cost-constraint applications. Besides the analysis of design constraints, the study on dynamic response and impedance characteristics modeling, and start-up solutions is also applicable for high power density applications. Even though parts of the results to be discussed in this paper have already been presented in previous conference publications [27] , [28] , it is worthwhile having a more comprehensive discussions on all the three important aspects by one case study. Moreover, new results are added including the following.
1) Theoretical analysis and mathematical model for the impedance characteristics of the active capacitor are presented in this paper. 2) Investigation of a start-up issue and corresponding solutions, including component sizing and start-up circuit. The structure of this paper is as follows. Section II briefly introduces the two-terminal active capacitor concept. Section III discusses the design constraints and component sizing procedure of the active capacitors in terms of electrical performance, cost, and reliability. Section IV presents the impedance characteristic modeling of the active capacitors with and without feedforward control scheme. Section V gives the start-up procedure analysis and proposes two start-up solutions for the active capacitors. Section VI demonstrates a case study of a twoterminal active capacitors for a single-phase capacitive dc-link application, with experimental verifications on the steady-state performance, dynamic response, and a start-up procedure. Fig. 1 shows the system diagram of a two-terminal active capacitor. A full-bridge converter is connected in series with a capacitor C 1 . It handles only the ripple voltage and ripple current of C 1 , implying a low VA rating. Thus, it is possible to achieve a cost-effective capacitive dc-link solution, as to be discussed in Section III. Moreover, because of the low-rating auxiliary circuit characteristic, specified start-up considerations are needed to guarantee that the electrical stresses of the auxiliary circuit are under rating.
II. TWO-TERMINAL ACTIVE CAPACITOR CONCEPT
The control objective of the active capacitor is to shape the impedance seen from AB terminals to be that of an equivalent passive capacitor of interest based on internal signals. Therefore, from the control aspect, it enables fully independent operation of the active capacitor without any feedback signals from external circuits. The control method shown in Fig. 1 is to modulate the voltage v C 3 to be out of phase with the ripple components in v C 1 and same amplitude. G HPF (s), G LPF (s), and G 2 (s) are the transfer function of the high-pass filter (HPF), low-pass filter (LPF), and the PI controller, respectively. V C 2 ,ref is the voltage reference of C 2 , and α is the scaling factor of the ripple component of v C 1 . In order to compare the terminal characteristics with the passive capacitor, the impedance characteristics of the active capacitors are derived in Section IV.
III. COMPONENT SIZING OF THE ACTIVE CAPACITOR FOR COST-CONSTRAINT APPLICATIONS
The component sizing of the active capacitor is presented in this section by considering the operating principle, lifetime, and cost. The analytical equations derived in Sections III-V are generic ones, and the presented numerical results in figures are based on a specific design case with specifications described in Table I .
A. Basic Criteria for Component Sizing
1) Criteria to Size C 1 : C 1 impacts the apparent power handled by the auxiliary circuit and the efficiency. In a steady-state operation, the current flowing through the active capacitor i C 1 (t) is given by
where ω is the fundamental frequency and n is the order of harmonics. For simplicity, only nth-order harmonic is considered in the following analysis. Superposition principle can be applied if two or more harmonic components are considered. I n is the amplitude of the ripple current, and δ n is the phase shift of the ripple current. The steadystate voltage of C 1 is
where
is the peak-to-peak voltage of C 1 and V AB is the average voltage across the terminals A and B. The control target of v C 3 (t) is the inverse voltage of ripple component in v C 1 (t); therefore, we have
From the above-mentioned equation, it can be seen that C 1 is inversely proportional to the amplitude of v C 3 (t), which determines the voltage stress of the auxiliary circuit. The root mean square (rms) voltage and current of the auxiliary circuit are
, respectively, while the processed apparent power ratio of the auxiliary circuit S aux to the main system S main can be derived as
For the specified single-phase design system with specification described in Table I , the terminal rms voltage and current of the active capacitor are V AB and I n , respectively, while the processed apparent power ratio is Fig. 2 . Relation between C 1 , I n and ratio of apparent power (for the case study described in Table I ). γ S implies the apparent power the auxiliary circuit in the active capacitor processed, which affects both the efficiency and the cost of the active capacitor. Substituting
into the above-mentioned equation, the value of C 1 should satisfy
The relation between C 1 , the ratio of apparent power, and the ripple current is shown in Fig. 2 . b) Constraint II-System efficiency limit: Efficiency is one of the design constraints for active capacitor, which depends on the implementation. As shown in Fig. 3 , if it is assumed that the efficiency of the main circuit (with conventional passive dc-link capacitor) and auxiliary circuit of the active capacitor can be designed as η 1 and η 2 , respectively, and the ESR of the conventional dc-link capacitor and the capacitor C 1 in the active capacitor are R 1 and R 2 , respectively, the total power loss of the system can be
Thus, the efficiency of the system with an active capacitor is
The efficiency drop introduced by the active capacitor can be described by Δη, which is the difference between the efficiency of the system with conventional dc-link E-cap η 1 and the efficiency of the system with an active capacitor η , and can be written as
With a maximum allowable efficiency drop, Δη max is defined, the value of C 1 should satisfy
The relationship between C 1 , η 2 , and Δη is shown in Fig. 4 , where R 1 = 405 mΩ and R 2 = 10 mΩ are measured by the impedance analyzer Agilent E4980A. If η 2 is 94%, the efficiency drop is 0.18%. The capacitance of C 1 also affects the efficiency drop of the system. With larger C 1 , the efficiency drop is smaller because the power handled by the auxiliary circuit is reduced. 2) Criteria to Size C 2 : C 2 is the dc-link capacitor of the auxiliary circuit in the active capacitor. The capacitance of C 2 has impact on the operation of the auxiliary circuit. Two constraints that need to be considered to size C 2 are as follows. a) Constraint I-Voltage controllability: Based on the control scheme shown in Fig. 1 , the relation between v C 3 (t) and v C 2 (t) is expressed as
where m(t) is the modulation signal; it depends on the following two control signals. 1) v con1 (t)-the extracted ripple component of v C 1 (t) used to control the converter to generate the desired
Moreover, the phase of v con2 and i C 1 is synchronized (i.e., a 90
• phase shift with v con1 ) in order to absorb active power from external circuits through terminals A and B shown in Fig. 1 to compensate the power loss of the auxiliary circuit. Therefore, we have
V tric is the amplitude of the triangular carrier wave. The current of C 2 can be obtained from
By ignoring the power loss of the auxiliary circuit, based on (3), (11) , and (12), the voltage ripple across C 2 is derived as
The peak-to-peak voltage is
with the modulation index no more than 1, in order to control the auxiliary circuit
For the sake of simplification, the minimum value of v C 2 (t) is considered as
Therefore, the value of C 2 should satisfy 
The first part of (19) is the expected component of v C 3 (t), the second part is used for compensating the power loss, and the third part is additional voltage ripples introduced by v con2 (t) and v C 2 ,ripple (t). By ignoring the power loss effect of the auxiliary circuit, the third part of voltage ripple also appears at the two terminals A and B, which should be limited to its voltage specification of v AB as
where α v is the voltage ripple ratio defined in the system specification. Thus, C 2 should satisfy
Fig . 5 shows the two constraint surfaces of size C 2 . The minimum value of C 2 also depends on C 1 and I n .
B. Component Sizing for the Active Capacitor for Multiple Constraints
For different applications, the design criteria of active capacitor are different from case to case. The design criteria covers the aspects of functionality, efficiency, lifetime, and cost. The weighted importance of each of them would depend on applications. In order to achieve the systems' requirement, a design procedure for an active capacitor with multiple design constraints is presented, as shown in Fig. 6 . In this study, the design scenario is to minimize the design cost with specific requirements on the functionality (e.g., capacitor terminal voltage ripple limit, controllability), efficiency, and lifetime.
The inputs of the design procedure are the mission profile and the design constraints for a specified application. Mission profile includes the operating conditions of the active capacitor, such as the ambient temperature and the loading conditions. The design constraints cover aspects of functionality, efficiency, lifetime, and cost. For different mission profile and design constraint, the component sizing results are different. The first step of the design procedure is the component sizing for functionality, due to it being the first priority. C 1 , C 2 , filters, and switches with corresponding rated electrical stress can be obtained according to the sizing criteria discussed in Section III-A. By searching the available devices in the market, the devices that can fulfill the required parameters can be selected. The second step is to evaluate the performance of these components in terms of power loss, cost, and lifetime. For the capacitors, the ripple current and ambient temperature are the contributors to the internal thermal stress. Especially, the increase of the capacitor power loss causes a higher hot-spot temperature. Lifetime prediction for the capacitor is based on the hot-spot temperature and the voltage stress. For the power semiconductor, the power losses consist of the conduction loss and the switching loss, which will induce thermal stresses. Then, the lifetime of the power semiconductors can be obtained by using the lifetime model [29] . For the sake of simplicity, the wear out failure of the switches within the targeted lifetime period is assumed much lower than that of the capacitors if its maximum junction temperature is below 100
• [13] . Since it is assumed that the magnetic components usually has less degradation compared to active switches and capacitors, the lifetime aspect analysis of magnetic components is not considered in this paper. The sizing of the inductor is based on achieving the same ripple current ratio. After the summation of component performance, if there is any one aspect that cannot reach the design target, another series components with different parameters will be selected to evaluate the performance.
By changing the parameters of the circuit and the components within the basic criteria discussed in Section III-A, an active capacitor that can achieve multiple design constraints can be selected. Details regarding the lifetime estimation procedure and cost models can be found in [13] .
IV. IMPEDANCE CHARACTERISTICS OF THE ACTIVE CAPACITOR

A. Modeling of the Active Capacitor
In order to simplify the analysis, the power converter is assumed to be lossless and the ESRs of the passive components are neglected. The large signal model of the active capacitor is shown as follows by ignoring the high-frequency LC filter for switching harmonics:
By using the averaged ac modeling technique in [30] and neglecting the second-order ac quantities and processing only with the ac equations, the rms-based small signal modeling of the system can be written as
whereṽ C 1 (s),ṽ C 2 (s),ṽ C 3 (s), andm(s) are the ac perturbations. M is the modulation index. Based on the control structure presented in Fig. 1 , it can be seen that the modulation signal contains the following two parts. 
The transfer function fromṽ C 1 (s) toṽ C 3 (s) can be derived as
The impedance of the active capacitor is obtained as follows and is plotted in Fig. 7 :
From Fig. 7 , it can be seen that the impedance curves of the active capacitor with different HPFs are different, depending on the bandwidth of the HPFs. At a certain low-frequency bandwidth, the impedance characteristics is same with C 1 . In the middle-frequency bandwidth, the HPF starts to work. The active capacitor has an equivalent negative resistance component at this certain frequency range, which is due to the impact of the introduced HPF G HPF (s) shown in Fig. 1 . It implies that the auxiliary circuit releases power and the capacitor C 2 is discharged if low-frequency disturbances appear (e.g., below 100 Hz when the cutoff frequency of G HPF (s) is 10 Hz). At the frequency higher than the middle bandwidth, such as ≥ 100 Hz, the HPF operates to extract all the harmonics, while the active capacitor has the same characteristics with the 1100-μF passive capacitor. With a proper selection of the cutoff frequency (e.g., 10 Hz), the phase angle is the same as an ideal capacitor when the frequency is 100 Hz or above, if the power loss is ignored, which is the frequency range of interest for the dc-link current during the steady-state operation. The impedance differences between a low-frequency and high-frequency bandwidth result in over-voltage during the load change condition, because the capacitor charging current contains both dc and ac components during load changing. The large signal modeling of the active capacitor regarding the dc and ac disturbances is shown in Fig. 8 . Fig. 8(a) shows the simplified model of the active capacitor with only ripple compensation loop v con1 . R Load is the load of the system. 1) AC Disturbance: Fig. 8(b) shows the ac disturbance Δi C 1 ,ac perturbs at the input of the active capacitor and transfers to Δv C 1 ,ac . Because Δv C 1 ,ac is an ac signal, it can flow through the HPF to extract the ripple component as the reference signal of v C 3 . Thus, the disturbance can propagate all the blocks in the 2) DC Disturbance: In Fig. 8(c) , the dc disturbance Δi C 1 ,dc perturbs at the input and introduce dc voltage on Δv C 1 ,dc . Different from the ac disturbance, the dc disturbance Δv C 1 ,dc cannot be filtered by the HPF; therefore, the Δv C 3 ,dc cannot compensate the voltage overshoot or voltage droop of Δv C 1 ,dc . The Δv C 1 ,dc disturbance has impact on v AB directly.
From the above-mentioned analysis, it can be seen that the over-voltage during the load change is introduced by the dc disturbance. In order to eliminate the effect introduced by the Δv C 1 ,dc , the negative Δv C 1 ,dc is fed at the load disturbance point. The voltage feedforward control scheme is obtained, as shown in Fig. 9(a) and (b) . The negative signal is added to the modulation signal for disturbance mitigation. The LPF or notch filter is used to extract the dc component of v C 1 , and a saturator is used to obtain the dc disturbance. With this configuration, the controller of the system is nonlinear including two modes. Mode I: Within the bandwidth of the saturator, the feedforward control is disabled. Only the conventional controller is in operation. Mode II: Overtop the bandwidth of the saturator and within modulation capability, the feedforward control is enabled to reduce the over-voltage. 
B. Equivalent Model of the Active Capacitor 1) Capacitance:
Based on (26), the equivalent capacitance is obtained as eq. (27) shown at the bottom of previous page, It can be noted that the equivalent capacitance is frequency dependent.
2) ESR:
The ESR of the active capacitor is derived from the total power loss of the active capacitor contributed by the auxiliary circuit and C 1 . Based on (7), the power loss of the active capacitor is derived as
The equivalent ESR of the active capacitor can be obtained as follows:
3) ESL: ESL of the active capacitor contains two parts, one is L C 1 , which is the ESL of C 1 , and the other one is the parasitic inductance of the auxiliary circuit L aux , depending on the physical layout design of the active capacitor, written as
Assuming the efficiency of the active capacitor is 94% and L aux is 30 nH, the equivalent model is shown in Fig. 10 . In the bandwidth from 100 Hz to 1 kHz of interest, the impedance curves can match with a 1100-μF capacitor with a significantly lower energy storage. The phase angle of the active capacitor at 100 Hz is higher than −90
• . It implies that the active capacitor has a positive resistance component and absorbs power from the external circuit through terminals A and B at a higher frequency level (e.g., 100 Hz or above). This mechanism makes it possible to regulate the voltage of capacitor C 2 even under low-frequency disturbances, with the aid of the feedback control loop of v C 2 shown in Fig. 1 .
V. START-UP SOLUTIONS FOR THE ACTIVE CAPACITOR
This section discusses the start-up process of the active capacitor with a conventional scheme and two proposed solutions to overcome the associated challenge. Fig. 11 shows a typical start-up circuit widely applied in power electronic circuits [25] . v s and R s are the equivalent voltage source and resistor. S init , S BP , and R start are the components of the conventional start-up circuit. If the active capacitor is used in a power electronic system already including such a start-up circuit, the equivalent operation modes of the start-up process are shown in Fig. 12 . It assumes that the initial capacitor voltage is 0 V. The three operation modes are described as follows. Mode I: If the voltage of C 3 is higher than voltage of C 2 , C 2 will be charged as shown in Fig. 12(a) . It happens at the beginning of several fundamental cycles. The circuit is equivalent to C 2 connected in parallel with C 3 and then connected in series with C 1 . The voltage of C 1 and C 3 can be obtained as
A. Start-Up Process Analysis With a Conventional Scheme
Thus, the maximum voltage of C 3 becomes
From the analyses of the three operation modes, it can be seen that the voltage stress of C 3 is effected by the parameters of C 1 , C 2 , and C 3 in mode I.
Mode II: If the negative voltage of C 3 is higher than the voltage of C 2 , C 2 will also be charged, as shown Fig. 12(b) mode II. During the start-up procedure, the dc charging current will introduce dc voltages in C 1 , C 2 , and C 3 . Thus, the negative voltage of C 3 is never higher than the voltage of C 2 . Mode II will not happen during the start-up process.
Mode III: The other mode is when the voltage of C 3 is lower than that of C 2 , the current will only flow through C 1 and C 3 . There will be large ripple voltage on C 3 , which is lower than the voltage of C 2 , otherwise mode III will transfer to mode I. Thus, in this case, the maximum voltage of C 2 is same with that in mode I, while the maximum voltage of C 3 is lower than that of C 2 .
From the above-mentioned three modes analysis, the maximum voltage of C 2 , which is same with the maximum voltage of C 3 , is
With the conventional start-up solution, the inrush charging current can be limited into the specification of the system. However, C 2 and C 3 may experience over-voltage, depending on the voltage of the source and the parameters of the capacitors.
B. Proposed Start-Up Solutions
According to the analysis in Part A, the key issue is how to limit the maximum voltage of C 2 to avoid over-voltage of the components used in the active capacitor. Two start-up solutions to tackle the issue are proposed below.
1) Solution I-Re-Sizing of C 2 :
The constraints for sizing C 2 shown in Fig. 5 do not take the start-up process into account. According to (33) , the increase of C 2 is beneficial to the reduction of the maximum voltage of C 2 ; therefore, the voltage stresses on the power switches in the auxiliary circuit of the active capacitor. With the conventional start-up circuit shown in Fig. 11 , an additional design constraint among the values of C 1 , C 2 , and maximum voltage of C 2 is obtained, as shown in Fig. 13 . For a given limit of V C 2 ,max and C 1 , a minimum value of C 2 can be found to avoid over-voltage during the start-up process. The drawback of this solution is that a higher value of C 2 is required compared to that based on the constraints shown in Fig. 5 .
2) Solution II-Bypass Switch: Fig. 14(a) proposes a solution based on a bypass switch connected in parallel with C 3 Fig. 15 . Circuit topology of the single-phase rectifier with an active capacitor. Fig. 16 . Two-terminal active capacitor prototype for dc-link application.
without the need of over-sizing C 2 . At the beginning of the startup, the bypass switch S bypass is turned ON. The auxiliary circuit of the active capacitor is bypassed and only the C 1 is charged. Until the voltage of C 1 reaches its steady sate, the bypass switch is turned OFF. The capacitors C 2 and C 3 start to be charged.
The charging current and the voltage of C 3 are both sinusoidal, implying that there is no dc voltage in v C 3 . The voltage across C 2 finally reaches to the maximum voltage of C 3 , that is Fig. 14(b) shows an alternative version of Fig. 14(a) by combing the conventional start-up circuit and the bypass switch function into the active capacitor. The operation principle is similar as the solution shown in Fig. 14(a) . The advantage of this integrated version is that the implemented active capacitor has self-start-up protection circuit, which is independent of the external circuit design.
VI. CASE STUDY FOR A CAPACITIVE DC-LINK APPLICATION AND EXPERIMENTAL VERIFICATIONS
This section presents a case study of a two-terminal active capacitor for a capacitive dc link of a 750-W single-phase rectifier, as shown in Fig. 15 . The specifications of the rectifier is described in Table I . A two-terminal active capacitor prototype for dc-link application is built up, as shown in Fig. 16 . The testing procedure is that run the single-phase rectifier first, while the dc-link active capacitor will be initialized automatically with two start-up solutions. Then, the steady-state and dynamic performance of the active capacitor can be provided by changing the load resistance. Following the same testing procedure, the performance of passive capacitor can also be obtained to make a comparable study.
A. Sizing of Key Components for the Cost-Constraint Application
The key components of the two-terminal active capacitors are the capacitors C 1 and C 2 , the four switching devices, the filter inductor L f , in additional to a small filter capacitor C 3 , the gate drivers and a micro-controller with relatively low computation capability. In principle, C 1 and C 2 can be implemented by electrolytic capacitors, film capacitors, or ceramic capacitors. However, in most practical applications, aluminum electrolytic capacitors may not be suitable for C 1 due to its limited ripple current capability. For high power density applications, ceramic capacitors are preferable to C 1 and C 2 since its high volumetric efficiency as the design demonstrated in [10] , at the expense of a relatively high cost. As the presented case study focuses on a cost-constraint application, film capacitors and aluminum electrolytic capacitors are considered for C 1 and C 2 , respectively. It should be noted that even moderate aluminum electrolytic capacitors could achieve as long as 15 years of lifetime by thermal and electrical aspects of derating [32] . Therefore, film capacitors are not necessarily favorable for C 2 to meet a specific lifetime target from the cost point of view. In order to establish the relationship between the component costs and the design constraints discussed in Section III, the component cost modeling method presented in [13] is applied to analyze the total component cost. Particularly, the cost models of film capacitors and aluminum electrolytic capacitors are shown in Fig. 17 , which is based on the price information from Digikey [31] with an order quantity of 1000 pcs. In the design of the two-terminal active capacitor, start-up solution I (Re-sizing of C 2 ) is incorporated, so that the cost comparison does not include the start-up circuit. By taking into account also the cost models of other key components as discussed in [33] , the design spaces of C 1 and C 2 with 100 and 150 V switching devices (50% voltage margin) are shown in Fig. 17(a) and (b) , respectively.
It should be pointed out that the cost mapping shown in Fig. 18 is based on limited component price information and without considering the manufacturing cost and installation cost, etc. The numerical results serve as a comparative study for preliminary selection of design solutions. More comprehensive cost information is needed for a more accurate analysis.
From Fig. 18(a) , it can be seen that the cost of the active capacitor is mainly determined by C 1 . The dashed line is the design constraint of C 1 and C 2 , in consistent with that shown in Fig. 5 . Each design point above the dash line may result in a different lifetime as well. The reliability-oriented sizing procedures for the capacitors and switching devices follow the ones discussed in [13] . For a 15 years of lifetime target with reliability of 0.9 (e.g., 15 years of B10 lifetime ), the selected design point is C 1 = 110 μF, C 2 = 470 μF, 100 V MOSFETs, as described in Table I as well. The corresponding total component cost is minimum of 18 USD. With 150 V MOSFETs, the minimum component cost becomes 19 USD according to Fig. 18(b) .
For fair comparison between the active capacitor with passive capacitor, the auxiliary component described in Table II (e.g., controller, amplifiers ICs, PCB, etc.) should be taken into account [17] , [18] . The cost benchmarking between the passive capacitor and the active capacitor is shown in Fig. 19 . The total system cost with active capacitor introduces 36.8% increment than that with the passive capacitor for B10 lifetime 15 years lifetime target, and 28.9% reduction than the passive capacitor for B10 lifetime 30 years lifetime target.
B. Steady-State Performance of the Active Capacitor
An experimental setup is built up to verify the active capacitor with C 1 =110 μF, where the selected design point is shown in Fig. 18(a) . In the controller, due to the dc-link ripple harmonics of the dc link is 4.6%, which fulfills the design specification. The average voltage of v C 2 is controlled to be constant and v C 3 follows the voltage ripple of v C 1 . The voltage of C 2 is controlled at 60 V with a ripple of 3.6 V, which is higher than v C 3 (t). It can be noted that the voltage ripple of C 1 is approximately out of phase with v C 3 . The slight phase shift is due to the mechanism to absorb an insignificant amount of active power to compensate the power loss of the active capacitor. The experimental results with 50% load is shown in Fig. 21. Fig. 22 shows the efficiency of the single-phase system with the active capacitor and the passive capacitor. With higher power rating, the efficiency of the system with a passive dc-link capacitor is reduced, while the efficiency of the system with the active capacitor is increased. At rated load, the efficiency of the auxiliary circuit is 94%, while the efficiency drop of the whole system introduced by the active capacitor is 0.2%, which is compatible with the analysis in theory.
C. Dynamic Response of the Active Capacitor
The load step-down from 100%-50% is considered as a case study to show the dynamic response of the active capacitor with and without the voltage feedforward control scheme. Fig. 23(a) shows the comparative results of the rectifier with a passive capacitor of 1100 μF (i.e., total rated energy storage of 34.4 J). The dc-link voltage ripples before and after the load change are 5% and 3%, respectively, with an overshoot of 216 V. Fig. 23(b) shows the experimental waveforms of the rectifier with the active capacitor with the feedforward voltage control. The voltage ripple of the dc link is limited within 5% with 16.8% of total rated energy storage compared to the passive solution, with a slightly higher overshoot of 221 V. The experimental results of the active capacitor with the feedforward compensation are shown in Fig. 23(d) and (e). The overshoot is reduced to 217 V.
D. Start-Up of the Active Capacitor
Following the basic operation criteria discussed in Section III, if C 1 =110 μF, the minimum C 2 is 150 μF. Fig. 24(a) shows the key waveforms of the active capacitor with C 2 = 150 μF. The voltage stresses on C 2 and C 3 are 95 V, which exceed the limit of 60 V. By increasing C 2 to 470 μF, the maximum voltage stresses of C 2 and C 3 are reduced to 44 V, which is within the design specification, as shown in Fig. 24(b) . Fig. 24(c) presents the experimental results with a bypass switch shown in Fig. 14(b) . In this implementation, bypass switch is a relay with two switching states. When the dc voltage has been built in C 1 , the switch turns OFF to initialize the active capacitor. At the beginning, the bypass switch is in the ON state. C 1 withstands all the dc-link voltage. There is no current flowing through the auxiliary circuit. When the bypass switch is turned OFF, the ac current charges C 2 and C 3 through the diode bridge. Therefore, no dc component appears in v C 3 . The maximum voltages of C 2 and C 3 are limited to 41 V, which is within the design specification.
VII. CONCLUSION
This paper investigates the component sizing, impedance characteristics, and start-up solutions of a two-terminal active capacitor for cost-constraint and reliability-specific applications. In the case study of a 750-W single-phase rectifier with a dc-link voltage of 200 V, the active capacitor achieves comparable steady-state performance and dynamic response as a 1100 μF passive capacitor, with 16.9% total rated energy storage only. The overall cost of the active capacitor is 136% as the passive capacitor to fulfill a reliability target of 0.9 at 15 years of service. When it comes to a more demanding reliability performance, the active capacitor has the potential to reduce the overall design cost (i.e., estimated 28.9% cost reduction for a reliability target of 0.9 at 30 years of service). Experimental results also demonstrate the effectiveness of the proposed two start-up solutions to avoid over-stress of the key components in the active capacitor.
The case study reveals that two-terminal active capacitors become attractive for applications with a relatively high reliability requirement. There are application scenarios that passive capacitor based solutions show superior performance in terms of the design cost. It should be noted that the presented case study is limited to its cope for cost-constraint applications and based on the state-of-the-art reliability modeling and cost modeling approaches. The conclusions drawn from the study are not inclusive to all the application scenarios. With different dc-link voltage levels and dc-link voltage ripple specifications, the application scenarios in which the active capacitors show better cost-effectiveness can be obtained by following the analysis method proposed in this study.
